P P SAVANI UNIVERSITY

Forth Semester of B. Tech. Examination December 2022

SECE2040 Computer Organization

01.12.2022, Thursday

Time: 01:00 p.m. To 03:30 p.m.

Maximum Marks: 60

Instructions:

- The question paper comprises of two sections.
 Section I and II must be attempted in separate answer sheets.
 Make suitable assumptions and draw neat figures wherever required.
 Use of scientific calculator is allowed.

	SECTION - I			
Q-1	Answer the Following (Any Five)	[05]	CO	BTL
(i)	unit of CPU co-ordinates various operations using timing signals.	fool	2	1
(ii)	What is concerned with the way the hardware components operate to form		3	3
	computer system?		3	3
married of the land	a. Computer organization b. Computer design.			
	c. Computer architecture d. Computer implementation.			
(iii)	What is Assembler?		2	
(iv)	What is the use of PC (Program Counter) register in basic computer?		2	2
(v)	Perform Arithmetic Shift left on following binary number (100110011)2		3	4
(vi)	Define: Control word		4	5
(vii)	HLT is type of instruction.		3	4
Q-2(a)	Convert the following numbers to the bases indicated.	FOWN	1	1
	a. (7562) ₁₀ to binary	[05]	2	1
	b. (1938) ₈ to hexadecimal			
	c. (1001.1010) ₂ to decimal			
	d. (3A) ₁₆ to decimal			
	e. (20) ₁₀ to binary			
Q-2(b)	Explain memory reference and register reference instruction code format with			
	example.	[05]	3	5
	OR			
Q-2(a)				
- (-)	Explain Stored Program Organization with one processor register and an instruction code format with two parts.	[05]	2	1
Q-2(b)	Draw the First pass of an Assembler			
Q-3(a)	Show the contents of register E. A. O. and C.C. I	[05]	3	5
£ 0 (a)	Show the contents of register E, A, Q and SC during the process of multiplication of two binary numbers, 111111(a) binary numbers, 11111(a) bin	[05]	1	2
	of two binary numbers, 11111(multiplicand) and 10101(multiplier). The signs are not included.			
Q-3(b)				
& 2 (D)	Design a Flowchart for addition and subtraction of two binary numbers A and B.	[05]	2	3
	Assume that the numbers are stored in signed-magnitude representation.			
	OR			
Q-3(a)	Write an assembly language program to subtract two numbers.	F0 #7		
		[05]	1	2
Q-3(b)	Show the contents of register E, A, Q and SC during the process of division of	[05]	2	3
	10010011 by 1011. (Use a dividend of eight bits).	[03]	-	3
Q-4	List out the tables used during second pass of assembler. Draw flowchart to	[05]	3	5
	explain second pass of assembler.	[00]	3	3

SECTION - II Q-1 Answer the Following (Any Five) [05] What is bubble inside pipeline? (i) 1 2 (ii) Define: Associative Memory 4 3 (iii) What is Peripheral Device? 3 4 (iv) Define: Logical address 4 Determine the number of clock cycles that processor takes to process 200 tasks (v) in a six- segment pipeline. (vi) is used to manage the transfer directly between the IO device and 2 memory. (vii) Define: Interface Explain with example: Associative mapping, Direct mapping, and Set- [05] 1 3 Q-2(a) 1 2 Associative mapping. What is parallel processing? How Flynn's classification divides computers into [05] Q-2(b) four major components? OR Explain the different types of memory used in Computer Organization. Q-2(a) Explain pipelining technique. Draw the general structure of four segment [05] [05] Q-2(b) Differentiate between source initiated and destination initiated strobe method [05] Q-3(a) for data transfer. Q-3(b) Differentiate between CISC and RISC. [05] OR Differentiate between memory mapped I/O and isolated I/O? Q-3(a) [05] What is DMA? With the supporting diagram, explain the functionality of DMA [05] 1 Q-3(b) controller with the use of all registers and control logics. What is cache memory? Explain the organization of cache using Direct mapping. [05] Q-4

CO : Course Outcome Number

BTL : Blooms Taxonomy Level

Level of Bloom's Revised Taxonomy in Assessment

1: Remember	2: Understand	3. Amelia		
4: Analyze	5: Evaluate	3: Apply 6: Create	100	